EVAL-AD7321CB【PDF 9/36 页】500 kSPS, 2-Channel, Software-Selectable

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录362800

5页 6页 7页 8页 [9页]10页 11页 12页 13页

AD7321

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Rev. 0 | Page 9 of 36

AD7321

TOP VIEW

(Not to Scale)

DGND

DOUT

DRIVE

SCLK

DIN

DGND

AGND

REFIN/OUT

Figure 3. TSSOP Pin Configuration

Table 5. AD7321 Pin Function Descriptions

Pin No.

Mnemonic

Description

Chip Select. Active low logic input. This input provides the dual function of initiating conversions on

the AD7321 and frames the serial data transfer.

Data In. Data to be written to the on-chip registers is provided on this input and is clocked into the

Digital Ground. Ground reference point for all digital circuitry on the AD7321. The DGND and AGND

voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a

transient basis.

Analog Ground. Ground reference point for all analog circuitry on the AD7321. All analog input signals

and any external reference signal should be referred to this AGND voltage. The AGND and DGND

voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a

transient basis.

Reference Input/Reference Output. The on-chip reference is available on this pin for use external to the

AD7321. The nominal internal reference voltage is 2.5 V, which appears at this pin. A 680 nF capacitor

should be placed on the reference pin (see the Reference section). Alternatively, the internal reference

can be disabled and an external reference applied to this input. On power-up, the external reference

mode is the default condition.

Negative Power Supply Voltage. This is the negative supply voltage for the analog input section.

Analog Input 0 to Analog Input 1. The analog inputs are multiplexed into the on-chip track-and-hold.

The analog input channel for conversion is selected by programming the Channel Address Bit ADD0 in

the control register. The inputs can be configured as two single-ended inputs, one true differential

input pair, or one pseudo differential input. The configuration of the analog inputs is selected by

programming the mode bits, Bit Mode 1 and Bit Mode 0, in the control register. The input range on

each input channel is controlled by programming the range register. Input ranges of ±10 V, ±5 V, ±2.5 V,

and 0 V to +10 V can be selected on each analog input channel when a +2.5 V reference voltage is used

(see the Registers section).

Positive Power Supply Voltage. This is the positive supply voltage for the analog input section.

Analog Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for the ADC core on the AD7321.

This supply should be decoupled to AGND.

Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface

operates. This pin should be decoupled to DGND. The voltage at this pin may be different to that at V

but it should not exceed V

by more than 0.3 V.

Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits

are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data. The

data stream consists of two ZERO bits, a channel identification bit, the sign bit, and 12 bits of

conversion data. The data is provided MSB first (see the Serial Interface section).

Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the

AD7321. This clock is also used as the clock source for the conversion process.

DIN

3, 13

DGND

AGND

REFIN/OUT

7, 8

0 to V

DRIVE

DOUT

SCLK

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式